JAN 2 6 2005

PTO/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Substitute for form 1449A/PTO

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

Panerwork Reduction Act of 1995, no persons

(use as many sheets as necessary)

Sheet 2 of 7

Complete If Known					
Application / Conf. No.	10/084,569 / 7959	_			
Filing Date	February 27, 2002	_			
First Named Inventor	Ahmad R. Ansari				
Art Unit	2185				
Examiner Name	Unknown				
Attorney Docket Number	X-987 US				

OTHER - NON PATENT LITERATURE DOCUMENTS						
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.				
JC	SAYFE KIAEI et al., "VLSI DESIGN OF DYNAMICALLY RECONFIGURABLE ARRAY PROCESSOR-DRAP," IEEE, February 1989, pp. 2484-2488, V3.6, IEEE, 3 Park Avenue, 17th Floor, Nev York, NY 10016-5997					
		VASON P. SRINI, "FIELD PROGRAMMABLE GATE ARRAY (FPGA) IMPLEMENTATION OF DIGITAL SYSTEMS: AN ALTERNATIVE TO ASIC," IEEE, May 1991, pp. 309-314, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997				
		G. MAKI et al., "A RECONFIGURABLE DATA PATH PROCESSOR," IEEE, August 1991, pp. 18-4.1 to 18-4.4, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997				
		JACOB DAVIDSON, "FPGA IMPLEMENTATION OF RECONFIGURABLE MICROPROCESSOR," IEEE, March 1993, pp. 3.2.1 - 3.2.4, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997				
		CHRISTIAN ISELI et al., "BEYOND SUPERSCALER USING FPGA's," IEEE, April 1993, pp. 486-490, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997				
		P.C. FRENCH et al., "A SELF-RECONFIGURING PROCESSOR,"; IEEE, July 1993, pp. 50-59, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997				
		Christian Iseli et al., "SPYDER: A RECONFIGURABLE VLIW PROCESSOR USING FPGA's," IEEE, July 1993, pp. 17-24, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997				
		MICHAEL J. WIRTHLIN et al., "THE NANO PROCESSOR: A LOW RESOURCE RECONFIGURABLE PROCESSOR," IEEE, February 1994, pp. 23-30, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997				
		WILLIAM S. CARTER, "THE FUTURE OF PROGRAMMABLE LOGIC and ITS IMPACT ON DIGITAL SYSTEM DESIGN," April 1994, IEEE, pp. 10-16, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997				
		ANDRE' DEHON, "DPGA-COUPLED MICROPROCESSORS: COMMODITY ICs FOR THE EARLY 21ST CENTURY," IEEE, February 1994, pp. 31 - 39, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997				
g		OSAMA T. ALBAHARNA, "AREA & TIME LIMITATIONS OF FPGA-BASED VIRTUAL HARDWARE," IEEE, April 1994, pp. 184 - 189, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997				
Examin	er	// Voin Date (/)) of				

Examiner Signature Signature Considered 9-11-05

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

^{&#}x27;Applicant's unique citation designation number. 'Applicant is to place a check mark here if English language Translation is attached.

Sheet

of

PTC/SB/08A (10-01)
Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

offection of information unless it contains a valid OMB control numb Complete If Known Substitute for form 1449A/PTO *7*959 10/084,569 Application / Conf. No. February 27, 2002 INFORMATION DISCLOSURE Filing Date First Named Inventor Ahmad R. Ansari STATEMENT BY APPLICANT Art Unit 2185 **Examiner Name** Unknown (use as many sheets as necessary) Attorney Docket Number X-987 US

OTHER - NON PATENT LITERATURE DOCUMENTS							
Examiner Initials *	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the a item (book, magazine, journal, serial, symposium, catalog, etc.), da publisher, city and/or country where pu	te, page(s), volut	opriate), title of the me-issue number(s),	T,		
M()		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," 1994, Revised 1995, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 95124.					
DUP (!		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOX XIIInx, Inc., 2100 Logic Drive, San Jose, CA. 95124.	OK," 1994, Re	vised 1995, pp 2-109 to 2-117,			
DUP 01		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOX 2-187 to 2-199, Xilinx, Inc., 2100 Logic Drive, San Jose, CA. 9	OK," 1994, Re 5124.	vised 1995, pp 2-9 to 2-18;			
DUP CI)		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOX XIIIrx, Inc., 2100 Logic Drive, San Jose, CA. 95124.	OK," 1994, Re	vised 1995, pp 2-107 to 2-108,			
		CHRISTIAN ISELI et al., "AC++ COMPILER FOR FPGA CU 1995, pp. 173-179, IEEE, 3 Park Avenue, 17th Floor, New Yor	STOM EXEC k, NY 10016-	UTION UNITS SYNTHESIS," 5997			
		INTERNATIONAL BUSINESS MACHINES, "POWERPC 40 MANUAL," 1996, 5TH Ed., pp. 1-1 TO X-16, International Business Machines, NY 12533-6531.	5 EMBEDDE Isiness Machi	D PROCESSOR CORE USER ines, 1580 Rout 52, Bldg. 504,			
		YAMIN LI et al., "AIZUP-A PIPELINED PROCESSOR DESI FPGA CHIP," IEEE, September 1996, pp 98-106, 98-106, IEEE NY 10016-5997	GN & IMPLE , 3 Park Aver	MENTATION ON XILINX nue, 17th Floor, New York,			
		RALPH D. WITTIG et al., "ONECHIP: AN FPGA PROCESS April 17, 1996, pp 126-135, IEEE, 3 Park Avenue, 17th Floor,	OR WITH RE New York, N	CONFIGURABLE LOGIC, Y 10016-5997			
	XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BOOK," January 27, 1999, Ch. 3, pp 3-1 TO 3-50, Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124 WILLIAM B. ANDREW et al., "A FIELD PROGRAMMABLE SYSTEM CHIP WHICH COMBINES FPGA & ASIC CIRCUITRY," IEEE, May 16, 1999, pp. 183-186, IEEE, 3 Park Avenue, 17th Floor, New York, NY 10016-5997						
A		XILINX, INC., "THE PROGRAMMABLE LOGIC DATA BO Inc., 2100 Logic Drive, San Jose, CA 95124	OK," 2000, Ch	n. 3 pp 3-1 TO 3-117, Xilinx,			
Examir Signati		1 1000	Date Considered	9-22-05			

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

^{&#}x27;Applicant's unique citation designation number. 'Applicant is to place a check mark here if English language Translation is attached.